UGC- NET (NTA)

Students who are preparing for UGC- NET (NTA) can discuss their problems & share thier knowledge on topics like UGC- NET (NTA) etc.Join this group and start discussion.

Subscribe to TCY Analytics

Now Pay by Month

Validity

Price

Submit

Go Back

Read More

Let Us Call You

Recent Posts

Bca shared a question:

Consider a pipelined processor with the following four stages:

IF: Instruction Fetch
ID: Instruction Decode and Operand Fetch
EX: Execute
WB: Write Back
The IF, ID and WB stages take one clock cycle each to complete the operation.
The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor.

What is the number of clock cycles taken to complete the following sequence of instructions?
ADD R2, R1, R0 R2 R1 + R0
MUL R4, R3, R2 R4 R3 * R2
SUB R6, R5, R4 R6 R5 - R4
(A) 7
(B) 8
(C) 10
(D) 14

Nov 18, 2024 1:21 AM